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Abstract—All modern processors include a set of vec-
tor instructions. While this gives a tremendous boost
to the performance, it requires a vectorized code that
can take advantage of such instructions. As an ideal
vectorization is hard to achieve in practice, one has to
decide when different instructions may be applied to
different elements of the vector operand. This is espe-
cially important in implicit vectorization as in NVIDIA
CUDA Single Instruction Multiple Threads (SIMT)
model, where the vectorization details are hidden from
the programmer. In order to assess the costs incurred
by incompletely vectorized code, we have developed
a micro-benchmark that measures the characteristics
of the CUDA thread divergence model on different
architectures focusing on the loops performance.
Index Terms—GPU, CUDA, multithreading, SIMT,
SIMD
I. Introduction
Most of the current processors derive their performance
from some form of SIMD instructions. This holds true
for Intel i-Series and Xeon processor (8 lanes wide AVX
instruction), Intel Xeon Phi accelerator (16 lanes wide
AVX instructions), AMD Graphics Cores Next (64 lanes
wide wavefronts) and NVIDIA CUDA (32 lanes wide
warps). By the very nature of those instructions all the
operations on a vector are performed in parallel, at least
conceptually. That provides a constraint on the class of
algorithms that can be efficiently implemented on such
architectures. If we want to perform different operations
on the different components of the vector operands we are
essentially forced to issue different instructions masking
the unused components in each of them which of course
carries a performance penalty. The aim of this paper is
to asses those cost. We will concentrate on the NVIDIA
CUDA as that is the architecture that we use in our
current work[1].
The CUDA and OpenCL programming models make
thread divergence very easy to achieve as they rely on
implicit vectorization. They model the computing envi-
ronment as a great number of threads executing a single
program called kernel[2], and to the programmer this may
look as an multithreaded parallel execution. In fact the
CUDA Programming Guide states: “For the purposes of
correctness, the programmer can essentially ignore the
SIMT behavior; however, substantial performance im-
provements can be realized by taking care that the code
seldom requires threads in a warp to diverge.”
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On NVIDIA architectures threads are grouped warps
of 32 threads that must all execute same instructions in
essentially SIMD (vector) fashion. This entails that any
branching instruction with condition that does not give
the same result across the whole warp leads to thread
divergence - while some threads take one branch other
do nothing and then the other branch is taken with
roles reversed. This is a picture given in the NVIDIA
programming guide, which warns against thread diver-
gence but otherwise is missing any details. Only in the
Tesla architecture white-paper it is mentioned that this is
achieved using a branch synchronization stack [2].
As the strict avoidance of thread divergence would
severely limit the algorithms that could be implemented
using CUDA, it would be interesting to check what are the
real costs. The necessity of following two branches is one
obvious performance obstacle. We will be however inter-
ested in the overhead associated with the re-convergence
mechanism itself as manifested in loops.
Loops, which are probably the most used control state-
ment in programming, are an interesting example. While it
is easy to picture the two way branching model as in a if
else statement, it is much harder to follow the execution
of loops, especially nested. In this contribution we will
benchmark the performance of single and double loops
with bounds that are different across the threads. While
such model is discouraged in CUDA programming it can
nevertheless appear naturally while porting an existing
multi-core algorithm to GPU. To our best knowledge such
measurements were not published up to this date. We have
only found some data in reference [3] but not the explicit
timings of the synchronization stack operations. We will
analyze our results in view of the best information on the
CUDA thread divergence model that we have found.
This paper is organized as follows: In the next section we
present the setup we used for benchmarking the execution
of single and double loop kernel. Then we present the
CUDA stack based re-convergence mechanism and in the
last section we use it to analyze our results.
II. Timings
A. Single loop
Our first test consisted of running single loop using
the kernel from Listing 1. Each thread of a warp (we
used only one warp) runs through the same loop but
with upper limit, denoted by M , set individually for
each thread. We measured the number of cycles taken
by the loop using the CUDA clock64() function, repeating
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21 #define EXPR_INNER 1.3333f
2 #define EXPR_OUTER 2.3333f
3
4 __global__ void single_loop(int* limits, float* out,
llong* timer) {
5
6 int tid = blockDim.x * blockIdx.x + threadIdx.x;
7 int M = limits[threadIdx.x];
8 float sum = out[tid];
9
10 #pragma unroll
11 for (int k = 0; k < N_PREHEAT; k++)
12 for (int i = 0; i < M; i++) {
13 sum += EXPR_INNER;
14 }
15
16 __syncthreads();
17 llong start = clock64();
18
19 #pragma unroll
20 for (int k = 0; k < N_UNROLL; ++k)
21 for (int i = 0; i < M; i++) {
22 sum += EXPR_INNER;
23 }
24
25 llong stop = clock64();
26 __syncthreads();
27
28 out[tid] = sum;
29 timer[2 * tid] = start;
30 timer[2 * tid + 1] = stop;
31 }
Listing 1. Single loop kernel.
our loop N_UNROLL times if needed. We have also added a
possibility to run same loop N_PREHEAT times before making
the measurements. We have repeated each measurement
256 times and used those samples to estimate the error.
We have found out that when using N_PREHEAT=1 we had
essentially zero errors even with N_UNROLL=1 . When no
"preheating" was used the results were more erratic, with
difference of few cycles between the samples.
We start our measurements with all loops having same
upper limit of M = 32 (no divergence). Next we decrease
the upper limit for one of the threads and continue until all
threads in warp have different upper bounds (see Table I).
The results of the measurements as a function of n are
presented in the Figure 1. We have tested three CUDA
architectures (see Table II). We have found out that the
number of cycles depended only on the architecture or
Compute Capability of the card, not on the particular
device. We have used CUDA 7.0 environment for all
our test. We have compiled our benchmarks using the
-arch=sm_20 -Xptxas -O3 flags, as sm_20 architecture did not
change the results, but produced no undefined instructions
in the cuobjdump disassembly listing, contrary to sm_30.
There are two interesting things on this plot to take
notice of, apart from the fact that GPU are getting faster
with each new architecture. Firstly although the longest
loop has always same upper bound (M = 32) the time
increases linearly with each new divergent thread. This
is a clear signal of an additional cost associated with the
divergence, as in fact there is altogether less work done
architecture device
Fermi GTX 480, GT 610
Kepler GT 650M, GT 755M, GTX 770
Maxwell GTX 850M
TABLE II
Devices used in test.
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Fig. 1. Single loop timings corresponding to kernel in Listing 1.
by the threads. Secondly this cost of thread divergence
is proportional to the number of divergent threads, up
to n = 15, then it exhibits several "jumps" every four
steps, at least for the two newest architectures (Kepler,
Maxwell). The behavior on the Fermi architecture is
slightly different, but we will be not concerned with this
architecture in this contribution, and provide the plots
only for comparison.
B. Double loop
On our second test we used a kernel with nested loops,
again the loops upper bounds were set individually for
each thread of the warp (see Listing 2). We used same
patterns as for the single loop (Table I) setting both loops
bounds to the same value (M = N). The timings are
presented in the Figure 2. We can observe a similar pattern
as in the single loop case. The number of cycles at first
increases smoothly with the number of divergent threads,
and then exhibits "jumps" every four steps.
III. CUDA divergence model
To understand the observed behavior it is necessary to
find out the details of the CUDA thread divergence/re-
convergence model. This is not explicitly stated by
NVIDIA apart from brief mention of the branch syn-
chronization stack in [2]. A more detailed description can
be found in references [4], [5], [6], [7] and [8]. There it
was established that the CUDA implementation follows
the approach described in US patents [9] and [10]. In
here we briefly describe this algorithm. Our description
3tid
n 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
M
0 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32
1 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 31
2 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 31 30
...
...
28 32 32 32 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4
29 32 32 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3
30 32 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
31 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
TABLE I
Loop limits used in the single loop measurements.
1 #define EXPR_INNER 1.3333f
2 #define EXPR_OUTER 2.3333f
3
4 __global__ void double_loops(int* limits, float* out,
llong* timer) {
5
6 int tid = blockDim.x * blockIdx.x + threadIdx.x;
7 int M = limits[2 * threadIdx.x];
8 int N = limits[2 * threadIdx.x + 1];
9 float sum = out[0];
10
11 #pragma unroll
12 for (int k = 0; k < N_PREHEAT; k++)
13 for (int i = 0; i < M; i++) {
14 for (int j = 0; j < N; j++) {
15 sum += EXPR_INNER;
16 }
17 sum += EXPR_OUTER;
18 }
19
20 __syncthreads();
21 llong start = clock64();
22
23 #pragma unroll
24 for (int k = 0; k < N_UNROLL; ++k)
25 for (int i = 0; i < M; i++) {
26 for (int j = 0; j < N; j++) {
27 sum += EXPR_INNER;
28 }
29 sum += EXPR_OUTER;
30 }
31
32 llong stop = clock64();
33 __syncthreads();
34 out[tid] = sum;
35 timer[2 * tid] = start;
36 timer[2 * tid + 1] = stop;
37 }
Listing 2. Double loop kernel.
is based on reference [10]. We choose reference [10] over
[9] because of the SSY instruction specification. While in
[9] it is described as taking no arguments, cuobjdump listing
shows that it expects one argument which matches the
description in [10]. We concentrate only on one type of
control instruction which is relevant to our example: the
predicate branch instruction, ignoring all others.
Scalar Multiprocessor (SMX) processor maintains for
each warp an active mask that indicates which threads
in warp are active. When about to execute a potentially
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Fig. 2. Double loop timings corresponding to kernel in Listing 2.
diverging instruction (branch) compiler issues one set-
synchronization SSY instruction. This instruction causes
new synchronization token to be pushed on the top of
synchronization stack. Such token consist of three parts:
mask, id and program counter (pc) and takes 64 bits -
32 of which are taken by the mask. In case of the SSY
instruction the mask is set to active mask, id to SYNC
and pc is set to the address of the synchronization point.
The actual divergence is caused by the predicated branch
instruction which has form @P0 BRA label which translates
to the pseudocode in Algorithm 1. The P0 is a 32bit
predicate register that indicates which threads in the warp
should execute (take) the branch.
The instructions are executed according to the pseu-
docode in the Algorithm 2. The instruction may have
a pop-bit set, also denoted as synchronization command,
indicated by the suffix .S in the assembler output. The
instruction which is suffixed with .S will be called a carrier
instruction. When encountered it signals the stack unwind-
ing. The token is popped from the stack and used to set
the active mask and the program counter. The reference
[10] does not specify exactly when carrier instructions
are executed, before or after popping the stack, so we
41: if None active threads take the branch then
2: pc ← pc+1
3: else
4: if !(All active threads take the branch) then
5: token.mask ← active_mask && !P0
6: token.id ← DIV
7: token.pc ← pc+1
8: push(token)
9: end if
10: active_mask ← active_mask && P0
11: pc ← label
12: end if
Algorithm 1: Algorithm for executing a predicated branch
instruction @P0 BRA label.
have assumed that this is done after unwinding the stack.
Actually in both kernels that we have studied this carrier
instruction is NOP, but this is not necessarily the case in
general.
Summarizing: SSY and predicated branch instructions
(only if some active threads diverge) push token onto the
stack and the synchronization command pops it.
1: Fetch the instruction
2: if Instruction is a SSY label instruction then
3: token.mask ← active_mask
4: token.id ← SYNC
5: token.pc ← label
6: pc ← pc+1
7: else if Instruction is a predicated branch instruction
then
8: Execute the instruction according to Algorithm 1
9: else
10: if Is pop-bit set in instruction then
11: token ← pop()
12: active_mask ← token.mask
13: pc ← token.pc
14: Execute the instruction
15: else
16: Execute the instruction
17: pc ← pc+1
18: end if
19: end if
20: goto 1
Algorithm 2: Algorithm for executing a CUDA instruction.
IV. Analysis
We will try to understand the results of benchmarks
from Section II in view of the implementation described
in Section III. We begin with disassembling the kernels.
The results are presented in Listings 3 and 4. We have
included only the relevant portions of the assembler code.
Looking at the listing 3 we notice all the instructions
described in the previous section. To better understand
what is happening here we will make a "walk-through"
this listing assuming n = 2.
1 /*0060*/ ISETP.LT.AND P0, PT, R5, 0x1, PT;
2 ...
3 /*00e0*/ SSY 0x128;
4 /*00e8*/ @P0 BRA 0x120;
5 /*00f0*/ NOP;
6 /*00f8*/ NOP;
7 /*0100*/ IADD R4, R4, 0x1;
8 /*0108*/ FADD32I R0, R0, 1.3332999944686889648;
9 /*0110*/ ISETP.LT.AND P0, PT, R4, R5, PT;
10 /*0118*/ @P0 BRA 0x100;
11 /*0120*/ NOP.S;
12 /*0128*/ S2R R5, SR_CLOCKHI;
Listing 3. Disassembly of the single loop kernel
0x0060 0xFFFFFFFF
PC mask
1.
0x0e8 0xFFFFFFFF
SYNC 0x0128 0xFFFFFFFF
2.
0x0100 0x7FFFFFFF
SYNC 0x0128 0xFFFFFFFF
DIV 0x0120 0x80000000
3.
0x0100 0x3FFFFFFF
SYNC 0x0128 0xFFFFFFFF
DIV 0x0120 0x80000000
DIV 0x0120 0x40000000
4.
0x0120 0x40000000
SYNC 0x0128 0xFFFFFFFF
DIV 0x0120 0x80000000
5.
0x0120 0x80000000
SYNC 0x0128 0xFFFFFFFF
6.
0x0128 0xFFFFFFFF
7.
Fig. 3. Walk through the single loop (n = 2) showing the stack
history.
5We start on line 1, all bits in the active mask are set and
the stack is empty (Figure 3.1). The predicate register P0
is set to the result of the comparison M < 1. In our test
this condition is never fulfilled so all bits of P0 are cleared.
As line 4 contains a potentially diverging instruction a
SSY instruction is issued on line 3 with address pointing
past the loop to the line 12. The active mask and the
address are pushed onto the stack (Figure 3.2).
On line 4 we have a predicated branch instruction, but
as the register P0 is all false, this does not produce any
divergence, and so does not change the active mask and
does not push any token on the stack. The control then
moves on to the next instructions.
Ignoring two NOPs the next instruction on line 7 incre-
ments the loop counter i in register R4, which was set
to zero by an instruction not shown on the listing. Next
instruction on line 8 performs the addition.
On line 9 register P0 is set to the result of testing the
loop condition i < M . On next line this register is used
to predicate the branch instruction. As i = 1 all bits in
P0 are set and the branch is taken by all threads and
no token is pushed onto the stack. All the threads are
active. The control jumps to line 7 when the loop counter
is again incremented. This continues until i = 30 without
any changes to the stack.
When i = 30 the condition on line 9 fails for the
last thread of the warp and last bit of the P0 is cleared
(P0=0x7FFFFFFF). The branch on line 10 instruction is now
diverging so a DIV token is pushed on the stack with mask
set to !P0=0x80000000 (not taken mask) and address equal
to PC+1 (line 11) (Figure 3.3). The active mask is set to
P0 which disables the thread 31 and the execution jumps
to line 7. Then the loop counter i is incremented to 31,
but only in the active threads.
At line 9 the as i = 31 the comparison fails for thread
30. The predicate register P0 will have its bit 30 cleared (P0
=0x3FFFFFFF) so not all active threads will take the branch
on line 10. Again a DIV token will by pushed on the stack
with mask set to not taken mask (0x7FFFFFFF & !0x3FFFFFFF
= 0x40000000) and PC=0x0120. Then the active mask is set
to P0=0x3FFFFFFF disabling threads 30 and 31 and control
jumps to line 7 (Figure 3.4).
The loop counter is incremented again to 32 so all bits
of the predicate P0 are cleared. There is no divergence in
branch on line 10 as none of the active threads take the
branch and the control moves to line 11.
The NOP instruction on line 11 has pop-bit set, so a token
is popped from the stack. The active mask is set to the
token mask and PC to the token’s PC. The NOP instruc-
tion is executed. And the control jumps again to line 11
that was the token program counter (Figure 3.5). Stack
is popped again and after executing the NOP instruction
the control goes back to line 11 (Figure 3.6).
Then the last item is popped from the stack. This is the
SYNC token that restores the 0xFFFFFFFF active mask and
sets the PC to line 12, ending the loop (Figure 3.7).
This walk-through lets us see the general pattern: as n is
increased we start pushing DIV tokens on the stack earlier
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Fig. 4. Re-convergence stack history for the single loop kernel.
and earlier at each iteration through the loop and the
stack unwinding takes place at the end. The total number
of push/pop instructions is n + 1 (the SYNC instruction
always pushes token on the stack) and the maximum stack
size is also n + 1. This is illustrated on the Figure 4
were we plot the stack history showing the length of the
stack as a function of the number of executed instructions.
This figure was obtained using a very simple emulator
implementing the algorithms 1 and 2.
We have also instrumented our code using CUPTI
API from NVIDIA[11]. While this API cannot show
the push/pop instructions, we have found out that for
n = 0 . . . 15 the number of executed instructions indeed
increases by one with increasing n and that this is due to
the increasing number of executions of stack unwinding
instruction NOP.S on line 11. This corresponds with the
linear raise of the number of cycles taken by the loop,
as show in the Figure 1. By fitting to the first 16 points
we have found out that the penalty for one diverging
branch is exactly 32 cycles on Kepler (see the continuous
line in the Figure 1) and 26 cycles on Maxwell. Those 32
cycles include pushing the token on the stack, executing
a synchronization command and popping the stack. In
section IV-A we will take a more detailed look at how
exactly those cycles are divided between those operations.
Looking again at the Figure 1 we notice that the first
jump occurs when length of the stack exceeds 16 i.e. when
n > 15. We can assume that this is the physical length of
the fast on chip memory allocated for stack, and growing
the stack longer requires spilling the entries into some
other memory (as mentioned in [10]). After this jump the
number of cycles again increases by 32 at each step for the
next four entries leading us to assume that the entries are
spilled four at the time e.g. in chunks of 32 bytes. This is
exactly the length of the L2 cache line suggesting that the
entries are spilled to the global memory. This would also
explain why running a preheat loop before measurements
6reduces the overall number of cycles taken by the loops and
makes the measurements deterministic, as it populates the
cache.
We have assumed that during a push that would over-
flow the stack, the four lowest entries are spilled into
the global memory leaving the room for new four highest
entries. Likewise when popping the stack would require
access to elements that were spilled, they are loaded back
from the memory. We have implemented this scenario in
our emulator. Comparing that with the timing measure-
ments we have found out that the spilling and loading back
takes together around 84 cycles on Kepler architecture and
176 cycles on Maxwell.
Using the CUPTI API we have looked for additional
load/store or cache hit/miss instructions that would in-
dicate the spill into the global memory, but found none,
however we have noticed appearance of some additional
branch instructions. Those instruction did not show up
in the execution trace, so could not be attributed to the
particular instructions. The number of those additional
instructions was however exactly equal to the number of
spills. Without the detailed knowledge of NVIDIA micro-
architecture it is impossible to ascertain the meaning of
those instructions. One plausible explanation would be
that the branch instructions are reissued after the stack
content is spilled to memory.
We did same analysis for the double loop kernel using
the disassembly presented in Listing 4.
1 /*0060*/ ISETP.LT.AND P0, PT, R8, 0x1, PT;
2 ...
3 /*0118*/ SSY 0x1a0;
4 /*0120*/ @P0 BRA 0x198;
5 /*0128*/ MOV R6, RZ;
6 /*0130*/ ISETP.LT.AND P0, PT, R9, 0x1, PT;
7 /*0138*/ MOV R7, RZ;
8 /*0140*/ SSY 0x178;
9 /*0148*/ @P0 BRA 0x170;
10 /*0150*/ IADD R7, R7, 0x1;
11 /*0158*/ FADD32I R0, R0, 1.3332999944686889648;
12 /*0160*/ ISETP.LT.AND P0, PT, R7, R9, PT;
13 /*0168*/ @P0 BRA 0x150;
14 /*0170*/ NOP.S;
15 /*0178*/ IADD R6, R6, 0x1;
16 /*0180*/ FADD32I R0, R0, 2.3333001136779785156;
17 /*0188*/ ISETP.LT.AND P0, PT, R6, R8, PT;
18 /*0190*/ @P0 BRA 0x130;
19 /*0198*/ NOP.S;
20 /*01a0*/ S2R R7, SR_CLOCKHI;
Listing 4. Disassembly of the double loop kernel.
This is a more complicated case as illustrated by the stack
history presented in the Figure 5. The maximum length of
the stack is now n + 2 and we have found out that the
number of push operations is x · (65 − x)/2 + 33 (see the
continuous line on Figure 2).
As in the single loop case we have found out that
additional number of branch instructions is executed and
this number is exactly predicted by the number of spills
(see Figure 6).
Using the parameters obtained from the single loop
measurements we used our emulator to predict the timings
of the double loop kernel. The results are presented in
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Fig. 5. Re-convergence stack history for the double loops kernel.
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Fig. 6. Number of additional branch instructions issued in the double
loop kernel.
the Figure 7. The agreement while not perfect is still
very good (76 cycles difference in the worst case which
amounts to 0.3%). Looking at the Figure 8 we see that
the difference between the actual and predicted number
of cycles follows a very regular pattern and happens only
on spill occurrence, suggesting some simple mechanism
contributing to the exact number of cycles needed to
perform stack spill depending on previous spills history.
A. Detailed timings
In the previous section we have calculated the costs asso-
ciated with diverging predicated branch instructions. That
was the total cost associated with pushing and popping the
stack as well as executing the synchronization command
carrier instruction. In this section we are attempting a
more detailed view. To this end we will use the kernel
from listing 5. This is essentially the single loop kernel with
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Fig. 7. Comparison of the double loop timings with emulator results.
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Fig. 8. Difference between the actual and predicted number of cycles
for the double loop kernel on Kepler (GTX 770) architecture.
additional timing instruction inserted inside the loop (line
17). According to the walk-through in the previous section
those instructions should be executed before unwinding
the stack, while the last instruction on line 21 should be
executed after.
At first we did not include the synchronization com-
mand on line 20, as we deemed it unnecessary within
one warp. The results were however not compatible with
the previous ones. Inspection of the disassembly in list-
ing 6 reveled that actually all the timing instructions
were executed before the stack unwinding triggered by the
synchronization command on line 34.
Adding the __syncthreads() instruction on line 20 solved
the problem. The overall results now matched the results
from the previous section. Of course the total times dif-
fered substantially as the code had now extra instructions,
but the differences in number of cycles between the runs
1 __global__ void single_loop_precise(int *limits, float *
out, llong *timer) {
2
3 int tid = blockDim.x * blockIdx.x + threadIdx.x;
4 int M = limits[threadIdx.x];
5 float sum = out[tid];
6
7 #pragma unroll
8 for (int k = 0; k < N_PREHEAT; k++)
9 for (int i = 0; i < M; i++) {
10 sum +=1.3333f;
11 }
12
13 timer[tid] = clock64();
14
15 for (int i = 0; i < M; i++) {
16 sum += 1.3333f;
17 timer[(i + 1) * 32 + tid] = clock64();
18 }
19
20 __syncthreads();
21 timer[33 * warpSize + tid] = clock64();
22
23 out[tid] = sum;
24 }
Listing 5. Single loop kernel with detailed timings.
1 /*0068*/ S2R R9, SR_CLOCKHI;
2 /*0070*/ IADD R4.CC, R8, R8;
3 /*0078*/ ICMP.LT R5, R5, R9, R8;
4 /*0080*/ IADD.X R5, R5, R5;
5 /*0088*/ MOV32I R9, 0x8;
6 /*0090*/ IMAD R8.CC, R0, R9, c[0x0][0x30];
7 /*0098*/ IMAD.HI.X R9, R0, R9, c[0x0][0x34];
8 /*00a0*/ ST.E.64 [R8], R4;
9 /*00a8*/ S2R R5, SR_CLOCKHI;
10 /*00b0*/ S2R R8, SR_CLOCKLO;
11 /*00b8*/ S2R R9, SR_CLOCKHI;
12 /*00c0*/ IADD R4.CC, R8, R8;
13 /*00c8*/ ICMP.LT R5, R5, R9, R8;
14 /*00d0*/ IADD.X R5, R5, R5;
15 /*00d8*/ ISETP.LT.AND P0, PT, R7, 0x1, PT;
16 /*00e0*/ MOV R10, RZ;
17 /*00e8*/ SSY 0x178;
18 /*00f0*/ @P0 BRA 0x170;
19 /*00f8*/ MOV32I R11, 0x8;
20 /*0100*/ IADD R10, R10, 0x1;
21 /*0108*/ FADD32I R6, R6, 1.333;
22 /*0110*/ ISCADD R9, R10, R0, 0x5;
23 /*0118*/ IMAD R8.CC, R9, R11, c[0x0][0x30];
24 /*0120*/ IMAD.HI.X R9, R9, R11, c[0x0][0x34];
25 /*0128*/ ST.E.64 [R8], R4;
26 /*0130*/ S2R R5, SR_CLOCKHI;
27 /*0138*/ S2R R8, SR_CLOCKLO;
28 /*0140*/ S2R R9, SR_CLOCKHI;
29 /*0148*/ IADD R4.CC, R8, R8;
30 /*0150*/ ICMP.LT R9, R5, R9, R8;
31 /*0158*/ IADD.X R5, R9, R9;
32 /*0160*/ ISETP.LT.AND P0, PT, R10, R7, PT;
33 /*0168*/ @P0 BRA 0x100;
34 /*0170*/ IADD.S R0, R0, 0x420;
Listing 6. Disassembly of the single loop kernel with detailed timings
without synchronization.
8with various values of n were identical for n ≤ 15 (no
spills) and differed by few cycles for n > 15.
We have gathered the timelines for each n and each
thread in warp but we used only the timings for thread
0 – the one that always iterates 32 times through the
loop. We have found out that when there were no spills
(n ≤ 15) then the total cost was last code segment: the
unwinding of the stack. There was no cost associated with
predicated brach instruction i.e. the push operation. This
may be explained by the fact that the latency of push
operation can be hidden as the token pushed onto the stack
is not needed by the next instruction. While unwinding the
stack however the popped token is used immediately to set
active mask and PC. Additionally the carrier instruction
has to be executed, even if this is a NOP it still has to be
fetched an decoded.
When n was greater then 15, i.e. the stack was spilled
in the memory, the cost were divided between the branch
instruction that now took around 40 cycles longer and
stack unwinding that now took around 42 cycles longer.
This corresponds well with the overall 84 cycles penalty
estimated in the previous section.
V. Summary
The Single Thread Multiple Threads (SIMT) program-
ming model introduced by NVIDIA with CUDA technol-
ogy gives the programmer an illusion of writing a multi-
threaded application. In reality the threads are executed in
groups of 32 threads (warps) performing essentially vector
operations. The illusion of multithreading is maintained
by an elaborate mechanism for managing the divergent
threads within a warp. This mechanism is completely hid-
den from the programmer and no description is provided
by NVIDIA in their programming guide. In this contribu-
tion we have presented a detailed study of two CUDA ker-
nels leading to a large thread divergence. Following other
sources, we have assumed that the management of the
diverging threads is based on a synchronization stack and
follows closely the idea described in reference [10] which
is a NVIDIA owned patent. That assumption allowed us
to fit the observed execution times with accuracy better
then 1%.
We have estimated the cost of a diverging branch in-
struction to be exactly 32 cycles on Kepler architecture
provided that the maximum stack length did not exceed
16. After that stack entries had to be spilled into memory
which carried an additional penalty of ∼ 84 cycles. On
Maxwell the estimated cost of branch divergence was
considerably shorter: only 24 cycles, but the cost of spilling
was much higher ∼ 176 cycles. More detailed timings are
suggesting that all of that cost, in case of no spills, can be
attributed to stack unwinding.
We also performed the measurements on Fermi archi-
tecture, there the pattern seems to be slightly different
suggesting that the physical thread synchronization stack
length is shorter in this architecture.
We have analyzed only a very specific case: loops with
different bounds across the threads, this is however a
quite natural scenario. We would like to emphasize that
in this case the additional costs reported by us are the
costs of the divergence management mechanism alone,
excluding additional penalty of incomplete vectorization.
Nevertheless they implied an overhead of ∼ 20% in case of
14 diverging threads for the double loop kernel and ∼ 25%
for the single loop. In the more general case there would
be additional costs associated with the serialization of the
different branches.
Our work was confined to NVIDIA CUDA technology
it would be however interesting how this corresponds to
shader programming both in DirectX and OpenGL and
we are planning to extend our work in this direction in
the future.
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